
REV. 0
–4–
AD1833A
MCLK
t
MH
PD/RST
t
ML
t
PDR
Figure 1. MCLK and
RESET
Timing
CLATCH
CCLK
CIN
D0
D15
D14
D8
t
CCH
t
CCL
D9
t
CDS
t
CDH
t
CLS
t
CLH
t
CCP
Figure 2. SPI Port Timing
BCLK
L/RCLK
SDATA
LEFT-JUSTIFIED
MODE
SDATA
RIGHT-JUSTIFIED
MODE
LSB
SDATA
I
2
S MODE
MSB
MSB-1
MSB
MSB
t
DBH
t
DBL
t
DLS
t
DDS
t
DDH
t
DDS
t
DLH
t
DDH
t
DDS
t
DDS
t
DDH
t
DDH
Figure 3. Serial Port Timing
MSB
t
TMBD
t
TMFSD
t
TMDDS
t
TMDDH
MCLK
BCLKTDM
FSTDM
SDIN1
t
TSBCL
t
TSBCH
t
TSDDH
t
TSDDS
t
TSFS
t
TSFH
Figure 4. TDM Master and Slave Mode Timing